HALO-01-014B

January 5 , 2004

P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/697,925 10/30/03

Seiki Ogura et al.

TWIN NAND DEVICE STRUCTURE, ARRAY OPERATION AND ITS FABRICATION METHOD

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on January 27, 2004.

Stephen B. Ackerman, Reg.# 37761

Signature/Date

HALO-01-014B

Information in this Information Disclosure Statement was cited in a communication from a foreign Patent Office in a counterpart foreign application. The concise explanation of relevance for the non-English documents is provided therein. A copy of that communication is attached.

- Y. Hayashi et al., "Non-volatile Semiconductor Memory and Its Programming Method," JP 11-22940, 12/05/1997, discusses how the ONO layer sandwich stores electron or whole charges in the nitride or interface trap sites.
- I. Fujiwara, "Non-volatile Semiconductor Memory and its Read Method," JP 2000-31435, 7/8/1998.
- F. Masuoka and R. Shirota et al., "A New NAND Cell for Ultra High Density 5V-Only EEPROMS," May 1988, Proc. 1988

 Symp. on VLSI Tech., IV-5, pp. 33-34, describes a floating gate NAND cell that has been used widely as Non-volatile memory.
- U.S. Patent 4,943,943 to Hayashi et al., "Read-Out Circuit for Semiconductor Nonvolatile Memory," describes a read-out circuit for a semiconductor nonvolatile memory which is capable of extracting a widely fluctuating output voltage using a reverse read.

HALO-01-014B

U.S. Patent 5,768,192 to Eitan, "Non-Volatile Semi-Conductor Memory Cell Utilizing Asymmetrical Charge Trapping," discloses a non-volatile semiconductor memory cell utilizing asymmetrical charge trapping.

Sincerely,

Stephen B. Ackerman, Reg. #37761

FPFF210-1	449	1							Doctor Humber (Operior)		extension Number			
INFOF			ON	l DI	IS(HALO -01 - 01	1481	10/697	,929	5				
3 0 2004							ICATION		Applicant Seiki	i Ogura et al.				
	(Use several shoets if necessary) France Description [0/36										103 Croup M Unn			
MASSUAFTE								U. S. PATE	NT DOCUMENTS					
EXAMINER LATIN	00	cuu	ונאז	HUS	MBE	R	DATE		KAME	CLARS	BUBCLARE		DATE OPFUATE	
	ų	9	943943				7/24/91	o Hayash	i et al.	365	185	7/24	1184	
	5	17/	6 5	3/1	9	2	6/16/98	& Eifan		365	185,24	7/a:	3/96	
		4		_		<u> </u>								
		4												
·.		\perp												
													,	
,			_		1	<u> </u>	<u> </u>							
		4	. .			'								
·						' 		·						
								·						
								FOREIGN PA	TENT DOCUMENTS	5				
., ·.	OCCUMENT NUMBER DATE						DATE	cou	УЛТИ	cuss	SUBCLASS	Translation YES NO		
761		-:	واد	19	4	10	12/5/97	Jasan		HOLL	27/115			
JPO	0	- =	3 1	U	1 3	35	7/8/98	Japan Japan		HOIL				
				T										
													Ì	
								OTHER DOCI	JMENTS (Induding Au	rthor, Thue, D	ale, Perunera I	Pagos, Elc	:.)	
		E	. r	M.	<u>۔</u> کے	ند	oka s	et al., "A	New NAND (Cell f	or UH	va H	ieh	
		D	ev	ر ح<ر	1	-4	5V -	- '	PROMS, Ma			c. 19	1	
	\prod	,	<,	سحد		<u>ب</u>	^^^	VIST -	tech. TV-	200	32-2	<u> </u>	<u> </u>	
				״ל	K		- 			- 7 55	<u> </u>			
		<u> </u>									······································			
EXAMMER	لــــــــــــــــــــــــــــــــــــــ				_				DATE CONSIDERED					
								4.6	NI C SAL CMICE					